



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/799,244

03/12/2004

Warren M. Farnworth

MI22-2488

8217

21567

7590

07/21/2006

WELLS ST. JOHN P.S.
601 W. FIRST AVENUE, SUITE 1300
SPOKANE, WA 99201

EXAMINER

CHEN, TSE W

ART UNIT

PAPER NUMBER

2116

DATE MAILED: 07/21/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/799,244

Applicant(s)

FARNWORTH ET AL.

Examiner

Tse Chen

Art Unit

2116

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 29 June 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-7 and 14-38 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-7 and 14-38 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment dated June 29, 2006.
2. Claims 1-7 and 14-38 are presented for examination.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kwa, US Patent 4863232, in view of Swirhun et al., US Patent 5631988, hereinafter Swirhun, and Kimmel et al., US Patent 4,704,599, hereinafter Kimmel.

5. In re claim 1, Kwa discloses a system comprising:

- A housing (Figure 1, Item 110).
- A circuit board supported in the housing (Figure 1, Item 114).
- A plurality of slot connectors supported on the circuit board (Figure 1, Item 116).
- A first card in one of the slot connectors (Figure 1, Item 140).
- A first circuit component mounted on the first card (Column 1, Lines 11-22).
- A second card in another one of the slot connectors (Figure 1, Item 140).
- A second circuit component mounted on the second card (Column 1, Lines 11-22).
- An optical interconnect coupling the first card to the second card (Figure 1, Item 130), the first circuit component being configured to communicate with the second circuit

Art Unit: 2116

component via the optical interconnect (Column 1, Lines 11-22), whereby the optical interconnect does not pass through the slot connectors so that interference that could otherwise be caused by signals to and from the first circuit component is impeded (Column 6, Lines 51-62).

6. Kwa did not disclose the optical interconnect being entirely supported by the first and second cards, and did not provide details as to how the circuitry is powered.

7. Swirhun discloses a system [fig.4a] comprising an optical interconnect [optical fiber ribbon] coupling the first card [400] to the second card [410], the first circuit component [405] being configured to communicate with the second circuit component [415] via the optical interconnect, the optical interconnect being entirely supported by the first and second cards [col.7, ll.5-28].

8. Kimmel teaches a system comprising:

- Insertable cards with supporting a processor and a memory (Column 2, Lines 19-22).
- Supporting a power supply in the housing (Column 1, Lines 17-19).
- Coupling the power supply to the processor [first circuit component] via the first slot connector (Figure 3, Item 106).

9. It would have been obvious to one of ordinary skill in the art, having the teachings of Kwa, Kimmel and Swirhun before him at the time the invention was made, to modify the system taught by Kwa to include the teachings of Kimmel and Swirhun, in order to obtain the claimed optical interconnect. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to alleviate misalignment problems due to thermal strain [Swirhun: col.1, l.63 – col.2, l.16] and allow for the removal of a single card in a system

Art Unit: 2116

containing a plurality of such cards without affecting the remainder of the system [Kimmel: col.1, ll.34-38].

10. Regarding Claim 2, Kwa further discloses optically coupling the first card to the second card comprises using a fiber optic cable (Figure 1, Item 130).

11. Regarding Claims 3-5, Kwa further discloses wherein the optical interconnect comprises a first optical connector, on the first card, configured to convert between electrical signals and optical signals, wherein the system further includes circuit traces on the first card coupling the first optical connector to the first circuit component, wherein the optical interconnect further comprises an optical connector, on the second card, configured to convert between electrical signals and optical signals, the system further including circuit traces on the second card coupling the second optical connector to the second circuit component (Column 1, Lines 11-22; the first and second cards have transmitting and receiving circuitry connected to further circuitry crafted in this matter).

12. Claims 6-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kimmel, Kwa and Swirhun as applied to claim 1 above, and further in view of Gillingham (SLDRAM: High-Performance Open-Standard Memory).

13. Regarding Claims 6 and 7, Kimmel, Kwa and Swirhun taught each and every limitation as discussed above in reference to claims 1 and 24. Kimmel teaches the first or second circuit component comprises a memory (Column 2, Lines 19-22). Kimmel does not specify the memory device to be a DRAM or a SLDRAM memory device.

Art Unit: 2116

14. Gillingham teaches synchronous link DRAM (Pages 29-39 meets the high data bandwidth requirements of emerging processor architectures and retains the low cost of earlier DRAM interface standards (Page 29, Column 1, Paragraph 2).

15. Accordingly, it would have been obvious to a person of ordinary skill in the art at the time of invention to further combine the teachings of SLDRAM as presented by Gillingham into the system so as to make use of memory that can support emerging processor architecture while still maintaining a low degree of cost.

16. Claims 14-16, 18-21, 23, 31-33 and 35-37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kwa, in view of Kimmel (4,704,599) and Gillingham (SLDRAM: High-Performance Open-Standard Memory).

17. Regarding Claims 14, 19, 31 and 35, Kwa discloses a method and a computer comprising:

- Supporting a circuit board (Figure 1, Item 114) in a housing (Figure 1, Item 110).
- Supporting a plurality of slot connectors (Figure 1, Item 116) on the circuit board (Figure 1, Item 114).
- Supporting a first circuit component (Column 1, Lines 11-22) on a first card (Figure 1, Item 140) having an edge connector (Figure 1, Item 142).
- Inserting the edge connector of the first card into a first one of the slot connectors to support the first card from the circuit board (Column 4, Lines 29-30).
- Providing a second card (Figure 1, Item 140) having an edge connector (Figure 1, Item 142) configured for sliding receipt in a second one of the slot connectors (Column 4, Lines 29-30).

- Supporting a second circuit component (Column 1, Lines 11-22) on a second card having an edge connector.
 - Inserting the edge connector of the second card into a second one of the slot connectors to support the second card from the circuit board (Column 4, Lines 29-30).
 - Optically coupling the first circuit component to the second circuit component for data communications using an optical interconnect within the housing (Figure 1, Item 130; Column 1, Lines 11-22), wherein the optical interconnect does not pass through the slot connectors (Column 1, Lines 51-62).
18. Kwa does not specify the circuit components to be a processor and a SDRAM memory and does not provide details as to how the circuitry is powered.
19. Kimmel teaches:
- Having insertable cards with supporting a processor and a memory (Column 2, Lines 19-22).
 - Supporting a power supply in the housing (Column 1, Lines 17-19).
 - Coupling the power supply to the processor via the first slot connector (Figure 3, Item 106), the coupling including using circuit traces on the first card extending from the edge connector of the first card toward the processor (Figure 3, Item 64).
 - Coupling the power supply to the memory via the second slot connector (Figure 3, Item 106), the coupling including using circuit traces on the second card extending from the edge connector of the second card toward the memory (Figure 3, Item 64),
20. Kimmel is motivated to allow for the removal of a single card in a system containing a plurality of such cards without affecting the remainder of the system (Column 1, Lines 34-38).

Art Unit: 2116

21. Accordingly, it would have been obvious to a person of ordinary skill in the art at the time of invention to incorporate the teaching of Kimmel into the system disclosed by Kwa and Swirhun for the benefit of allowing single cards in the multiple card system to be removed without affecting the performance of the remainder of the system.

22. Kimmel does not specify the memory device to be a SDRAM memory device.

23. Gillingham teaches synchronous link DRAM (Pages 29-39) meets the high data bandwidth requirements of emerging processor architectures and retains the low cost of earlier DRAM interface standards (Page 29, Column 1, Paragraph 2).

24. Accordingly, it would have been obvious to a person of ordinary skill in the art at the time of invention to further combine the teachings of SDRAM as presented by Gillingham into the system so as to make use of memory that can support emerging processor architecture while still maintaining a low degree of cost.

25. Regarding Claims 15, 20, 32 and 36, Kimmel further teaches a third card in a third one of the connectors (Figure 1, Item 18), a co-processor supported by the third card (Column 2, Lines 19-22). Kimmel does not teach coupling the co-processor and processor with an optical interconnect.

26. Kwa further discloses an optical interconnect coupling a first circuit component to the second circuit component (Figure 1, Item 130; Column 1, Lines 11-22).

27. Regarding Claims 16, 21, 33 and 37, Kimmel further teaches conductors coupling the power supply to the co-processor via the third connector (Figure 3, Item 106), the conductors including circuit traces on the third card (Figure 3, Item 64).

28. Regarding Claims 18 and 23, Kwa further discloses including an electronic device in the housing capable of generating electromagnetic interference (Figure 1, Item 142), and wherein the optical interconnect shields communications between the processor and the memory from the electromagnetic interference (Figure 1, Item 142; the electric connections are capable of generating interference, which, by virtue of the optical connection being disposed apart from these electrical connections, are substantially inhibited from interfering with the memory/process intercommunications).

29. Claims 17, 22, 34 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kimmel, Gillingham and Kwa as applied to claims 15, 20, 32 and 36 above, and further in view of Freedman (4839829).

30. Kimmel, Gillingham and Kwa taught each and every limitation as discussed above in reference to claims 15, 20, 32 and 36. Kimmel, Gillingham and Kwa did not disclose explicitly a math co-processor.

31. Freedman teaches a math co-processor (Column 5, Lines 66-68) to enhance floating point computational speeds (Column 5, Lines 66-68).

32. Accordingly, it would have been obvious to a person of ordinary skill in the art at the time of the invention to incorporate a math co-processor as taught by Freedman into the system taught by Kimmel, Gillingham and Kwa for the benefit of enhance floating point computational speeds.

33. Claims 24-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kwa in view of Swirhun.

34. In re claim 24, Kwa discloses a method of assembling a system, the method comprising:

Art Unit: 2116

- Supporting a circuit board (Figure 1, Item 114) in a housing (Figure 1, Item 110).
- Supporting a plurality of slot connectors on the circuit board (Figure 1, Item 116).
- Mounting a first circuit component (Column 1, Lines 11-22) on a first card (Figure 1, Item 140).
- Inserting the first card into a first one of the slot connectors (Column 4, Lines 29-30).
- Mounting a second circuit component (Column 1, Lines 11-22) on a second card (Figure 1, Item 140).
- Inserting the second card into a second one of the slot connectors (Column 4, Lines 29-30).
- Flexibly optically coupling the first card to the second card for optical communications between the first circuit component and the second circuit component (Figure 1, Item 130; Column 1, Lines 11-22; the optical coupling is clearly flexible in the figure), whereby the flexible optical interconnect does not pass through the slot connectors so that interference that could otherwise be caused by signals to and from the first circuit component is impeded (Column 6, Lines 51-62).

35. Kwa did not disclose using a first optical connector supported by the first card and completely movable with the first card, a second optical connector supported by the second card and completely movable with the second card, and an optical cable coupled between the first and second optical connectors.

36. Swirhun discloses a method of assembling a system [fig.4a], the method comprising flexibly optically coupling the first card [400] to the second card [410] for optical communications between the first circuit component [e.g., 405, components on 400] and the

Art Unit: 2116

second circuit component [e.g., 415, components on 410], using a first optical connector [405] supported by the first card and completely movable with the first card [405 attached to 400], a second optical connector [415] supported by the second card and completely movable with the second card [415 attached to 410], and an optical cable [optical fiber ribbon] coupled between the first and second optical connectors [col.7, ll.5-28].

37. It would have been obvious to one of ordinary skill in the art, having the teachings of Kwa and Swirhun before him at the time the invention was made, to modify the system taught by Kwa to include the teachings of Swirhun, in order to obtain the claimed method. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to alleviate misalignment problems due to thermal strain [Swirhun: col.1, l.63 – col.2, l.16].

38. Regarding Claim 25, Kwa further discloses optically coupling the first card to the second card comprises using a fiber optic cable (Figure 1, Item 130).

39. Regarding Claims 26-28, Kwa further discloses wherein the optical interconnect comprises a first optical connector, on the first card, configured to convert between electrical signals and optical signals, wherein the system further includes circuit traces on the first card coupling the first optical connector to the first circuit component, wherein the optical interconnect further comprises an optical connector, on the second card, configured to convert between electrical signals and optical signals, the system further including circuit traces on the second card coupling the second optical connector to the second circuit component (Column 1, Lines 11-22; the first and second cards have transmitting and receiving circuitry connected to further circuitry crafted in this matter).

Art Unit: 2116

40. Claims 29-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kwa and Swirhun as applied to claim 24 above, and further in view of Kimmel (4,704,599) and Gillingham (SLDRAM: High-Performance Open-Standard Memory).

41. Regarding Claims 29 and 30, Kwa and Swirhun taught each and every limitation as discussed above in reference to claim 24. Kwa and Swirhun did not disclose explicitly that the circuit components comprise memory.

42. Kimmel teaches the first or second circuit component comprises a memory (Column 2, Lines 19-22).

43. Kimmel is motivated to allow for the removal of a single card in a system containing a plurality of such cards without affecting the remainder of the system (Column 1, Lines 34-38).

44. Accordingly, it would have been obvious to a person of ordinary skill in the art at the time of invention to incorporate the very well known teaching regarding memory in circuit components of Kimmel into the system disclosed by Kwa and Swirhun for the benefit of allowing single cards in the multiple card system to be removed without affecting the performance of the remainder of the system.

45. Kimmel does not specify the memory device to be a DRAM or a SLDRAM memory device.

46. Gillingham teaches synchronous link DRAM (Pages 29-39 meets the high data bandwidth requirements of emerging processor architectures and retains the low cost of earlier DRAM interface standards (Page 29, Column 1, Paragraph 2).

47. Accordingly, it would have been obvious to a person of ordinary skill in the art at the time of invention to further combine the teachings of SLDRAM as presented by Gillingham into

the system so as to make use of memory that can support emerging processor architecture while still maintaining a low degree of cost.

Response to Arguments

48. Applicant's arguments filed June 29, 2006 have been fully considered but they are not persuasive.

49. Applicant alleges that Kwa “teaches away from a system that does not provide for automatic alignment of optical connector parts... teaches away from the combination of Swirhun...” Examiner disagrees and submits that although Kwa may teach a system that provides for automatic alignment of optical connector parts, that does not mean Kwa teaches away from a system that does not provide for automatic alignment of optical connector parts: the main purpose of Kwa, as Applicant points out, “is to avoid the risk of operators forgetting to mate optical connector parts when inserting a circuit board or of forgetting to unmate optical connector parts when removing a circuit board...” [pg.15 of Remarks dated June 29, 2006] of which the automatic alignment of optical connector parts is one possible, but not the only solution. Thus, Kwa would not be teaching away from a system of Swirhun that in no way teaches against “avoid[ing] the risk of operators forgetting to mate optical connector parts when inserting a circuit board or of forgetting to unmate optical connector parts when removing a circuit board”, but affords the advantage of alleviating misalignment problems due to thermal strain [Swirhun: col.1, 1.63 – col.2, 1.16]. In essence, the misalignment problems due to thermal strain would be applicable to either *the prior art conventional system sans automatic alignment* [pp. 14-15, Applicant’s Remarks dated January 9, 2006], the improved system of Kwa with automatic alignment, or any system that would “avoid the risk of operators forgetting to mate

Art Unit: 2116

optical connector parts when inserting a circuit board or of forgetting to unmate optical connector parts when removing a circuit board” [e.g., auto-mechanisms may be audible or visible alarms on the cards to remind operators].

50. All other claims were not argued separately.

Conclusion

51. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tse Chen whose telephone number is (571) 272-3672. The examiner can normally be reached on Monday - Friday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Tse Chen
July 13, 2006


LYNNE H. BROWNE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100